luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

selected cells and modules

This commit is contained in:
Stan Lee 2026-06-01 19:20:47 -07:00
parent 1b707c61f7
commit 3d8f4999d6
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/silimate/annotate_ff_width.cc
View File

@ -42,8 +42,8 @@ struct AnnotateFfWidthPass : public Pass {
// Loop through all flip-flops and annotate with their width
int annotated = 0;
for (auto module : design->modules()) {
for (auto cell : module->cells()) {
for (auto module : design->selected_modules()) {
for (auto cell : module->selected_cells()) {
if (!RTLIL::builtin_ff_cell_types().count(cell->type))
continue;
int width;