mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
Adding latch tests for shift&mask AST dynamic part-select enhancements
This commit is contained in:
@@ -0,0 +1,13 @@
|
||||
`default_nettype none
|
||||
module latch_002
|
||||
(dword, sel, st, vect);
|
||||
output reg [63:0] dword;
|
||||
input wire [7:0] vect;
|
||||
input wire [7:0] sel;
|
||||
input wire st;
|
||||
|
||||
always @(*) begin
|
||||
if (st)
|
||||
dword[8*sel +:8] <= vect[7:0];
|
||||
end
|
||||
endmodule // latch_002
|
||||
Reference in New Issue
Block a user