luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

guard for multiple drivers

This commit is contained in:
Stan Lee 2026-04-19 21:30:12 -07:00
parent d4bfebd0da
commit 3b7613d858
1 changed files with 24 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
passes/silimate/reg_rename.cc
View File

@ -74,6 +74,7 @@ struct RegRenameInstance {
// Map of old bits to new bits of a renamed reg wire // Map of old bits to new bits of a renamed reg wire
dict<SigBit, SigBit> bit_map; dict<SigBit, SigBit> bit_map;
pool<SigBit> claimed_bits;
// Caches of target wires and wires to remove // Caches of target wires and wires to remove
dict<IdString, Wire*> targetWireCache; dict<IdString, Wire*> targetWireCache;
@ -168,15 +169,32 @@ struct RegRenameInstance {
if (targetWire == oldWire) if (targetWire == oldWire)
continue; continue;
// Record the mapping for each bit of the old wire to the target wire.
int normalizedIndex = bitIndex - wireOffset;
// Check for conflicts with other cells (multiple drivers guard)
bool conflict = false;
for (int i = 0; i < GetSize(oldWire); i++) {
if (claimed_bits.count(SigBit(targetWire, normalizedIndex + i))) {
conflict = true;
break;
}
}
if (conflict) {
log_warning("Skipping cell %s: target %s[%d] already driven by another cell\n",
log_id(cell->name), wireName.c_str(), bitIndex);
continue;
}
// Record the mapping for each bit of the old wire to the target wire.
if (debug) if (debug)
log("Connecting %s to %s[%d]\n", log("Connecting %s to %s[%d]\n",
log_id(oldWire), wireName.c_str(), bitIndex); log_id(oldWire), wireName.c_str(), bitIndex);
for (int i = 0; i < GetSize(oldWire); i++) {
// Record the mapping for each bit of the old wire to the target wire. SigBit target(targetWire, normalizedIndex + i);
// Translate HDL bit index to RTLIL (0-based) index by subtracting wireOffset. bit_map[SigBit(oldWire, i)] = target;
int normalizedIndex = bitIndex - wireOffset; claimed_bits.insert(target);
for (int i = 0; i < GetSize(oldWire); i++) }
bit_map[SigBit(oldWire, i)] = SigBit(targetWire, normalizedIndex + i);
wireRemoveCache.insert(oldWire); wireRemoveCache.insert(oldWire);
} }
} }