mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
tests: Run async2sync before sat and/or sim to handle $check cells
Right now neither `sat` nor `sim` have support for the `$check` cell. For formal verification it is a good idea to always run either async2sync or clk2fflogic which will (in a future commit) lower `$check` to `$assert`, etc. While `sim` should eventually support `$check` directly, using `async2sync` is ok for the current tests that use `sim`, so this commit also runs `async2sync` before running sim on designs containing assertions.
This commit is contained in:
@@ -1,2 +1,2 @@
|
||||
read_verilog -sv sizebits.sv
|
||||
prep; sat -verify -prove-asserts
|
||||
prep; async2sync; sat -verify -prove-asserts
|
||||
|
||||
Reference in New Issue
Block a user