luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #147 from Silimate/splitcells 

reg_rename bug fix
This commit is contained in:
Akash Levy 2026-04-15 14:19:09 -07:00 committed by GitHub
parent 52aa491463 eeceeb18af
commit 1fbd92537f
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/silimate/reg_rename.cc
View File

@ -81,7 +81,7 @@ struct RegRenameInstance {
searchName.erase(pos);
// If register name with no brackets ends with _reg, we can process it
size_t reg_pos = searchName.find("_reg");
size_t reg_pos = searchName.rfind("_reg");
if (reg_pos != std::string::npos && reg_pos == searchName.size() - 4) {
// Remove "_reg" to get the target wire specification