mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
Recognize registers and set initial state for them in tb
This commit is contained in:
@@ -113,6 +113,7 @@ void FstData::extractVarNames()
|
||||
FstVar var;
|
||||
var.id = h->u.var.handle;
|
||||
var.is_alias = h->u.var.is_alias;
|
||||
var.is_reg = (fstVarType)h->u.var.typ == FST_VT_VCD_REG;
|
||||
var.name = remove_spaces(h->u.var.name);
|
||||
var.scope = scopes.back();
|
||||
var.width = h->u.var.length;
|
||||
|
||||
@@ -33,6 +33,7 @@ struct FstVar
|
||||
fstHandle id;
|
||||
std::string name;
|
||||
bool is_alias;
|
||||
bool is_reg;
|
||||
std::string scope;
|
||||
int width;
|
||||
};
|
||||
|
||||
Reference in New Issue
Block a user