mirror of https://github.com/YosysHQ/yosys.git
Update backends/verilog/verilog_backend.cc
Co-authored-by: Marcelina Kościelnicka <236399+mwkmwkmwk@users.noreply.github.com>
This commit is contained in:
parent
9ad7aed4a5
commit
1ede98797f
|
|
@ -423,8 +423,7 @@ void dump_attributes(std::ostream &f, std::string indent, dict<RTLIL::IdString,
|
||||||
|
|
||||||
void dump_parameter(std::ostream &f, std::string indent, RTLIL::IdString id_string, RTLIL::Const parameter)
|
void dump_parameter(std::ostream &f, std::string indent, RTLIL::IdString id_string, RTLIL::Const parameter)
|
||||||
{
|
{
|
||||||
f << stringf("%sparameter %s", indent.c_str(), id(id_string).c_str());
|
f << stringf("%sparameter %s = ", indent.c_str(), id(id_string).c_str());
|
||||||
f << stringf(" = ");
|
|
||||||
dump_const(f, parameter);
|
dump_const(f, parameter);
|
||||||
f << ";\n";
|
f << ";\n";
|
||||||
}
|
}
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue