luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx"

Browse Source
This commit is contained in:
Eddie Hung
2019-06-12 08:49:15 -07:00
parent 4c9fde87d1
commit 1e838a8913
2 changed files with 14 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/xilinx/synth_xilinx.cc
+1 -1
View File
@@ -297,7 +297,7 @@ struct SynthXilinxPass : public ScriptPass
if (check_label("map_luts")) {
if (abc == "abc9")
run(abc + " -lut +/xilinx/abc.lut -box +/xilinx/abc.box" + string(retime ? " -dff" : ""));
run(abc + " -lut +/xilinx/abc.lut -box +/xilinx/abc.box -W 160" + string(retime ? " -dff" : ""));
else if (help_mode)
run(abc + " -luts 2:2,3,6:5,10,20 [-dff]");
else