luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

AigMaker refactoring

Browse Source
This commit is contained in:
Clifford Wolf
2015-06-10 23:00:12 +02:00
parent e534881794
commit 1ae360cf72
4 changed files with 165 additions and 90 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/techmap/aigmap.cc
+1 -1
View File
@@ -89,7 +89,7 @@ struct AigmapPass : public Pass {
if (node.portbit >= 0) {
bit = cell->getPort(node.portname)[node.portbit];
} else if (node.left_parent < 0 && node.right_parent < 0) {
bit = node.inverter ? State::S0 : State::S1;
bit = node.inverter ? State::S1 : State::S0;
goto skip_inverter;
} else {
SigBit A = sigs.at(node.left_parent);