luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

verific: only use MFCU when VHDL present

This commit is contained in:
Natalia 2026-01-28 03:37:08 -08:00
parent f3c87610f5
commit 188082551a
1 changed files with 17 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
frontends/verific/verific.cc
View File

@ -3746,20 +3746,34 @@ struct VerificPass : public Pass {
#ifdef VERIFIC_VHDL_SUPPORT #ifdef VERIFIC_VHDL_SUPPORT
int i; int i;
Array *file_names_sv = new Array(POINTER_HASH);
bool has_vhdl = false;
FOREACH_ARRAY_ITEM(file_names, i, filename) { FOREACH_ARRAY_ITEM(file_names, i, filename) {
std::string filename_str = filename; std::string filename_str = filename;
if ((filename_str.substr(filename_str.find_last_of(".") + 1) == "vhd") || if ((filename_str.substr(filename_str.find_last_of(".") + 1) == "vhd") ||
(filename_str.substr(filename_str.find_last_of(".") + 1) == "vhdl")) { (filename_str.substr(filename_str.find_last_of(".") + 1) == "vhdl")) {
has_vhdl = true;
vhdl_file::SetDefaultLibraryPath((proc_share_dirname() + "verific/vhdl_vdbs_2019").c_str()); vhdl_file::SetDefaultLibraryPath((proc_share_dirname() + "verific/vhdl_vdbs_2019").c_str());
if (!vhdl_file::Analyze(filename, work.c_str(), vhdl_file::VHDL_2019)) { if (!vhdl_file::Analyze(filename, work.c_str(), vhdl_file::VHDL_2019)) {
verific_error_msg.clear(); verific_error_msg.clear();
log_cmd_error("Reading VHDL sources failed.\n"); log_cmd_error("Reading VHDL sources failed.\n");
} }
} else if (!veri_file::Analyze(filename, analysis_mode, work.c_str())) { } else {
file_names_sv->Insert(strdup(filename));
}
}
if (has_vhdl) {
FOREACH_ARRAY_ITEM(file_names_sv, i, filename) {
if (!veri_file::Analyze(filename, analysis_mode, work.c_str())) {
verific_error_msg.clear(); verific_error_msg.clear();
log_cmd_error("Reading Verilog/SystemVerilog sources failed.\n"); log_cmd_error("Reading Verilog/SystemVerilog sources failed.\n");
} }
} }
} else if (!veri_file::AnalyzeMultipleFiles(file_names_sv, analysis_mode, work.c_str(), veri_file::MFCU)) {
verific_error_msg.clear();
log_cmd_error("Reading Verilog/SystemVerilog sources failed.\n");
}
delete file_names_sv;
#else #else
if (!veri_file::AnalyzeMultipleFiles(file_names, analysis_mode, work.c_str(), veri_file::MFCU)) { if (!veri_file::AnalyzeMultipleFiles(file_names, analysis_mode, work.c_str(), veri_file::MFCU)) {
verific_error_msg.clear(); verific_error_msg.clear();