mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
Fix missing newline at end of file
Signed-off-by: Clifford Wolf <[email protected]>
This commit is contained in:
@@ -81,4 +81,4 @@ module _80_anlogic_alu (A, B, CI, BI, X, Y, CO);
|
||||
|
||||
/* End implementation */
|
||||
assign X = AA ^ BB;
|
||||
endmodule
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user