luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Refactoring: Renamed RTLIL::Design::modules to modules_

Browse Source
This commit is contained in:
Clifford Wolf
2014-07-27 11:18:30 +02:00
parent d088854b47
commit 10e5791c5e
73 changed files with 223 additions and 223 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/proc/proc_init.cc
+1 -1
View File
@@ -101,7 +101,7 @@ struct ProcInitPass : public Pass {
extra_args(args, 1, design);
for (auto &mod_it : design->modules)
for (auto &mod_it : design->modules_)
if (design->selected(mod_it.second))
for (auto &proc_it : mod_it.second->processes)
if (design->selected(mod_it.second, proc_it.second))