luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

rename pass

This commit is contained in:
treelin611 2026-05-28 14:16:46 +08:00
parent 7fdebc0c9b
commit 0f8477d2bf
2 changed files with 10 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/rapidflex/src/clock_buffer_cmd.cc
View File

@ -15,7 +15,7 @@ PRIVATE_NAMESPACE_BEGIN
struct InsertClockBuffer : public Pass {
InsertClockBuffer()
: Pass("insert_clock_buffer",
: Pass("rapidflex_insert_clock_buffer",
"This command is to insert clock buffer into the design") {}
/*utility function used by insert_ckbuff; copied from blif.cc*/
@ -519,7 +519,7 @@ struct InsertClockBuffer : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override {
log("Arguments to the command insert_clock_buffer:\n");
log("Arguments to the command rapidflex_insert_clock_buffer:\n");
std::string top_module_name;
std::string cell_map_file;
for (size_t i = 0; i < args.size(); i++) {
@ -576,6 +576,6 @@ struct InsertClockBuffer : public Pass {
}
design->check();
}
} Insert_clock_buffer;
} rapidflex_insert_clock_buffer;
PRIVATE_NAMESPACE_END

10
techlibs/rapidflex/src/synth_rapidflex.cc
View File

@ -1,4 +1,4 @@
/*
/*
* Copyright 2020-2024 RapidFlex
*/
#include "kernel/celltypes.h"
@ -476,8 +476,12 @@ struct SynthRapidFlexPass : public ScriptPass {
if (check_label("insert_clock_buffer", "(if -insert_clock_buffer)")) {
if (insert_clock_buffer) {
run(stringf("insert_clock_buffer -top %s -cell_map_file %s",
top_opt.c_str(), cell_map_file.c_str()));
if (top_opt == "-auto-top")
run(stringf("rapidflex_insert_clock_buffer -cell_map_file %s",
cell_map_file.c_str()));
else
run(stringf("rapidflex_insert_clock_buffer %s -cell_map_file %s",
top_opt.c_str(), cell_map_file.c_str()));
}
}