luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-28 17:14:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

Auto-generate .box/.lut files from specify blocks

Browse Source
This commit is contained in:
Eddie Hung
2020-02-27 10:17:29 -08:00
parent 3d6603792d
commit 0e7c55e2a7
8 changed files with 268 additions and 466 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/xilinx/synth_xilinx.cc
+1 -1
View File
@@ -619,7 +619,7 @@ struct SynthXilinxPass : public ScriptPass
if (dff_mode)
techmap_args += " -D DFF_MODE";
run("techmap " + techmap_args);
run("read_verilog -icells -lib +/xilinx/abc9_model.v");
run("read_verilog -icells -specify -lib +/xilinx/abc9_model.v");
std::string abc9_opts = " -box +/xilinx/abc9_xc7.box";
auto k = stringf("synth_xilinx.abc9.%s.W", family.c_str());
if (active_design->scratchpad.count(k))