luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

syntax err

This commit is contained in:
Stan Lee 2026-01-28 17:40:57 -08:00
parent dfef18010d
commit 04faedd131
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/silimate/reg_rename.cc
View File

@ -150,9 +150,9 @@ struct RegRenameInstance {
struct RegRenamePass : public Pass {
RegRenamePass()
: Pass("reg_rename", "renames register output wires to the correct
register name and creates new wires for multi-bit registers for
orrect VCD register annotations.")
: Pass("reg_rename", "renames register output wires to the correct "
"register name and creates new wires for multi-bit registers for "
"correct VCD register annotations.")
{
}
void help() override