mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 11:35:20 +02:00
4 lines
37 B
Verilog
4 lines
37 B
Verilog
|
module a;
|
||
|
|
integer [31:0]w;
|
||
|
|
endmodule
|