mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-07 12:21:16 +02:00
10 lines
106 B
Verilog
10 lines
106 B
Verilog
|
module wire_example( a, b, y);
|
||
|
|
input a, b;
|
||
|
|
output y;
|
||
|
|
|
||
|
|
wire a, b, y;
|
||
|
|
|
||
|
|
assign y = a & b;
|
||
|
|
|
||
|
|
endmodule
|