yosys/examples/smtbmc/Makefile

14 lines
280 B
Makefile
Raw Normal View History

2016-07-13 09:49:05 +02:00
demo1: demo1.smt2
2016-08-20 16:07:59 +02:00
yosys-smtbmc --dump-vcd demo1.vcd demo1.smt2
yosys-smtbmc -i --dump-vcd demo1.vcd demo1.smt2
2016-07-13 09:49:05 +02:00
demo1.smt2: demo1.v
yosys -p 'read_verilog -formal demo1.v; prep -top demo1; write_smt2 -wires -mem -bv demo1.smt2'
clean:
rm -f demo1.smt2
.PHONY: demo1 clean