This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
ef536c4b1d
yosys
/
tests
/
verific
/
mixed_flist.ys
4 lines
90 B
Plaintext
Raw
Normal View
History
Unescape
Escape
tests/verific: add mixed -f list case
2026-01-28 12:55:42 +01:00
verific -f -sv mixed_flist.flist
tests/verific: ensure mixed -f requires VHDL unit
2026-01-29 07:46:10 +01:00
verific -import sv_top
tests/verific: add mixed -f list case
2026-01-28 12:55:42 +01:00
select -assert-mod-count 1 sv_top