yosys/tests/liberty/XNOR2X1.lib.verilogsim.ok

mirror of https://github.com/YosysHQ/yosys.git
module XNOR2X1 (B, A, Y);
  input B;
  input A;
  output Y;
  assign Y = (~((B&(~A))|((~B)&A))); // "!(B&!A|!B&A)"
endmodule
Extend liberty tests 2024-08-13 18:36:31 +02:00			`module XNOR2X1 (B, A, Y);`
			`input B;`
			`input A;`
			`output Y;`
libparse: fix up tests since liberty expression parsing now normalizes the form of these expressions 2025-11-05 13:05:30 +01:00			`assign Y = (~((B&(~A))\|((~B)&A))); // "!(B&!A\|!B&A)"`
Extend liberty tests 2024-08-13 18:36:31 +02:00			`endmodule`