yosys/docs/source/code_examples/macc/macc_xilinx_xmap.v

11 lines
130 B
Verilog
Raw Normal View History

2014-02-20 23:44:28 +01:00
module DSP48_MACC (a, b, c, y);
2014-02-21 14:59:59 +01:00
input [17:0] a;
input [24:0] b;
2014-02-20 23:44:28 +01:00
input [47:0] c;
output [47:0] y;
assign y = a*b + c;
endmodule