2019-10-18 12:19:59 +02:00
|
|
|
read_verilog ../common/tribuf.v
|
|
|
|
|
hierarchy -top tristate
|
2019-08-22 21:30:49 +02:00
|
|
|
proc
|
2019-10-18 12:19:59 +02:00
|
|
|
tribuf
|
2019-08-22 21:30:49 +02:00
|
|
|
flatten
|
2019-10-18 12:19:59 +02:00
|
|
|
synth
|
2019-08-22 21:36:27 +02:00
|
|
|
equiv_opt -assert -map +/ice40/cells_sim.v -map +/simcells.v synth_ice40 # equivalency check
|
2019-08-21 20:52:07 +02:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
2019-10-18 12:19:59 +02:00
|
|
|
cd tristate # Constrain all select calls below inside the top module
|
2019-08-20 06:50:05 +02:00
|
|
|
select -assert-count 1 t:$_TBUF_
|
2019-08-21 20:52:07 +02:00
|
|
|
select -assert-none t:$_TBUF_ %% t:* %D
|
