mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-02 11:07:41 +02:00
6 lines
95 B
Verilog
6 lines
95 B
Verilog
|
module OR3X1(A, B, C, Y);
|
||
|
|
input A, B, C;
|
||
|
|
output Y;
|
||
|
|
assign Y = A | B | C;
|
||
|
|
endmodule
|