mirror of https://github.com/YosysHQ/yosys.git
6 lines
132 B
Plaintext
6 lines
132 B
Plaintext
|
read_verilog ../sim/dlatch.v
|
||
|
|
proc
|
||
|
|
logger -expect error "not supported" 1
|
||
|
|
dfflibmap -liberty dlatchlibmap.lib
|
||
|
|
logger -check-expected
|