yosys/tests/memfile/generate_mk.py

69 lines
2.3 KiB
Python
Raw Normal View History

2026-03-20 16:08:27 +01:00
#!/usr/bin/env python3
import sys
sys.path.append("..")
import gen_tests_makefile
def create_tests():
setup = "mkdir -p temp && cp content1.dat temp/content2.dat"
gen_tests_makefile.generate_cmd_test("parent_content1", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v; '
'chparam -set MEMFILE \\"content1.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("parent_content2_temp", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v; '
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("parent_content2_full", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v; '
'chparam -set MEMFILE \\"memfile/temp/content2.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("same_content1", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'$(YOSYS) -qp "read_verilog -defer memory.v; '
'chparam -set MEMFILE \\"content1.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("same_content2", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'$(YOSYS) -qp "read_verilog -defer memory.v; '
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("child_content1", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v; '
'chparam -set MEMFILE \\"content1.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("child_content2_temp", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v; '
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("child_content2_direct", [
2026-03-26 08:14:16 +01:00
f"{setup}",
'cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v; '
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
gen_tests_makefile.generate_cmd_test("fail_empty_filename",
2026-03-25 11:46:08 +01:00
'! $(YOSYS) -qp "read_verilog memory.v"')
2026-03-20 16:08:27 +01:00
gen_tests_makefile.generate_cmd_test("fail_missing_file", [
2026-03-26 08:14:16 +01:00
'! $(YOSYS) -qp "read_verilog -defer memory.v; '
'chparam -set MEMFILE \\"content3.dat\\" memory"'
2026-03-20 16:08:27 +01:00
])
extra = ["YOSYS_ABS := $(abspath $(YOSYS))"]
gen_tests_makefile.generate_custom(create_tests, extra)