Files
yosys/docs/source/code_examples/techmap/sym_mul_test.ys
T

7 lines
149 B
Plaintext
Raw Normal View History

2014-02-16 14:32:56 +01:00
read_verilog sym_mul_test.v
hierarchy -check -top test
techmap -map sym_mul_map.v;;
2023-11-14 12:55:39 +13:00
show -prefix sym_mul -format dot -notitle -lib sym_mul_cells.v