mirror of https://github.com/YosysHQ/yosys.git
7 lines
99 B
Plaintext
7 lines
99 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module top(input x, output y);
|
||
|
|
top top_i(.x(x), .y(y));
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
hierarchy
|