mirror of https://github.com/YosysHQ/yosys.git
4 lines
66 B
Verilog
4 lines
66 B
Verilog
|
module top(input x, output y);
|
||
|
|
top top_i(.x(x), .y(y));
|
||
|
|
endmodule
|