yosys/tests/verilog/ifdef_unterminated.ys

5 lines
97 B
Plaintext
Raw Normal View History

2021-03-30 15:38:00 +02:00
logger -expect error "Unterminated preprocessor conditional!" 1
read_verilog <<EOF
`ifndef a
EOF