mirror of https://github.com/YosysHQ/yosys.git
7 lines
99 B
Verilog
7 lines
99 B
Verilog
|
module sim_add4(
|
||
|
|
input [7:0] a, b, c, d,
|
||
|
|
output [7:0] y
|
||
|
|
);
|
||
|
|
assign y = a + b + c + d;
|
||
|
|
endmodule
|