2019-10-18 12:19:59 +02:00
|
|
|
read_verilog ../common/mul.v
|
2019-09-10 07:08:03 +02:00
|
|
|
hierarchy -top top
|
2019-10-18 08:06:57 +02:00
|
|
|
proc
|
2019-12-28 16:22:24 +01:00
|
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check
|
2019-09-10 07:08:03 +02:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
|
|
2019-09-30 23:38:06 +02:00
|
|
|
select -assert-count 1 t:DSP48E1
|
2019-12-28 16:12:45 +01:00
|
|
|
select -assert-none t:DSP48E1 %% t:* %D
|
2019-12-22 20:43:39 +01:00
|
|
|
|
|
|
|
|
design -reset
|
|
|
|
|
|
|
|
|
|
read_verilog ../common/mul.v
|
|
|
|
|
hierarchy -top top
|
|
|
|
|
proc
|
2019-12-28 16:43:19 +01:00
|
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -family xc6s -noiopad # equivalency check
|
2019-12-22 20:43:39 +01:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
|
|
|
|
|
|
select -assert-count 1 t:DSP48A1
|
|
|
|
|
select -assert-none t:DSP48A1 %% t:* %D
|
