2019-10-18 12:19:59 +02:00
|
|
|
read_verilog ../common/shifter.v
|
2019-09-03 10:53:37 +02:00
|
|
|
hierarchy -top top
|
|
|
|
|
proc
|
|
|
|
|
flatten
|
2019-09-04 11:15:52 +02:00
|
|
|
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
2019-09-03 10:53:37 +02:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
2019-09-04 13:57:45 +02:00
|
|
|
|
2019-09-04 11:15:52 +02:00
|
|
|
select -assert-count 8 t:TRELLIS_FF
|
|
|
|
|
select -assert-none t:TRELLIS_FF %% t:* %D
|
