This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-31 10:15:10 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
793594bd5973d2f48100aaec7c67c93d439d9956
yosys
/
docs
/
source
/
code_examples
/
techmap
/
mymul_test.v
T
5 lines
83 B
Verilog
Raw
Normal View
History
Unescape
Escape
Progress in presentation
2014-02-16 17:56:19 +01:00
module
test
(
A
,
B
,
Y
);
input
[
1
:
0
]
A
,
B
;
output
[
1
:
0
]
Y
=
A
*
B
;
endmodule
Reference in New Issue
Copy Permalink