mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-01 02:27:34 +02:00
5 lines
105 B
Verilog
5 lines
105 B
Verilog
 
|
module primetest(p, a, b, ok);
|
||
|
|
input [15:0] p, a, b;
|
||
|
|
output ok = p != a*b || a == 1 || b == 1;
|
||
|
|
endmodule
|