This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-01 10:39:10 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
793594bd5973d2f48100aaec7c67c93d439d9956
yosys
/
docs
/
source
/
code_examples
/
extensions
/
sigmap_test.v
T
4 lines
67 B
Verilog
Raw
Normal View
History
Unescape
Escape
Progress in presentation
2014-06-22 12:50:29 +02:00
module
test
(
input
a
,
output
x
,
y
);
Working on extensions doc
2023-12-13 11:34:42 +13:00
assign
x
=
a
,
y
=
a
;
Progress in presentation
2014-06-22 12:50:29 +02:00
endmodule
Reference in New Issue
Copy Permalink