This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
6aceb6a297
yosys
/
docs
/
source
/
code_examples
/
extensions
/
sigmap_test.v
4 lines
67 B
Verilog
Raw
Normal View
History
Unescape
Escape
Progress in presentation
2014-06-22 12:50:29 +02:00
module
test
(
input
a
,
output
x
,
y
)
;
Working on extensions doc Moved the last files out of the resources directory. Some tidy up/reformatting of the extensions to allow literalincludes from `my_cmd.cc`. Most (all?) of the getting started guidelines file is either in the quick guide section, or sections referenced by it. Instead of including it verbatim, we'll instead just leave a reference to it but then jump straight into the quick guide. Include an image for the absval generated module. Still needs more surrounding text but it's good enough for now. Also includes some other minor tidying, including removing the no longer used abc_01 code example.
2023-12-12 23:34:42 +01:00
assign
x
=
a
,
y
=
a
;
Progress in presentation
2014-06-22 12:50:29 +02:00
endmodule