yosys/manual/PRESENTATION_ExSyn/proc_00.v

8 lines
134 B
Coq
Raw Normal View History

2014-02-02 17:57:14 +01:00
module test(input D, C, R, output reg Q);
always @(posedge C, posedge R)
if (R)
Q <= 0;
else
Q <= D;
endmodule