mirror of https://github.com/YosysHQ/yosys.git
4 lines
71 B
Systemverilog
4 lines
71 B
Systemverilog
|
module sv_top(input logic a, output logic y);
|
||
|
|
assign y = a;
|
||
|
|
endmodule
|