This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-03 19:19:48 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
58d4e2c38e87d3195fd1faa1bdbe9d19168da88e
yosys
/
docs
/
source
/
code_examples
/
extensions
/
absval_ref.v
T
4 lines
94 B
Verilog
Raw
Normal View
History
Unescape
Escape
Progress in presentation
2014-06-22 12:50:29 +02:00
module
absval_ref
(
input
signed
[
3
:
0
]
a
,
output
[
3
:
0
]
y
);
Working on extensions doc
2023-12-13 11:34:42 +13:00
assign
y
=
a
[
3
]
?
-
a
:
a
;
Progress in presentation
2014-06-22 12:50:29 +02:00
endmodule
Reference in New Issue
Copy Permalink