mirror of https://github.com/YosysHQ/yosys.git
12 lines
264 B
Plaintext
12 lines
264 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module top(input a, input b, output y);
|
||
|
|
assign y = a | b;
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
hierarchy -check -top top
|
||
|
|
proc; opt -fast
|
||
|
|
|
||
|
|
logger -expect log " /tmp/" 2
|
||
|
|
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib
|
||
|
|
|