yosys/tests/various/stat.ys

80 lines
1.6 KiB
Plaintext
Raw Normal View History

2025-04-19 20:41:10 +02:00
read_rtlil << EOT
2025-01-27 16:08:47 +01:00
module \top
wire input 1 \A
wire output 2 \Y
cell \sg13g2_and2_1 \sub
connect \A \A
connect \B 1'0
connect \Y \Y
end
end
2025-04-19 20:41:10 +02:00
EOT
2025-01-27 16:08:47 +01:00
logger -expect log "Chip area for module '\\top': 9.072000" 1
logger -expect-no-warnings
logger -expect log " 1 9.072 cells" 1
logger -expect log " 1 9.072 sg13g2_and2_1" 1
2025-01-27 16:08:47 +01:00
stat -liberty ../../tests/liberty/foundry_data/sg13g2_stdcell_typ_1p20V_25C.lib.filtered.gz
2025-04-19 20:41:10 +02:00
design -reset
read_rtlil << EOT
2025-04-19 20:41:10 +02:00
module \top
wire input 1 \A
wire output 2 \Y
wire output 3 \N
cell \sg13g2_and2_1 \sub1
connect \A \A
connect \B 1'0
connect \Y \Y
end
2025-04-19 20:41:10 +02:00
cell \child \sequential
connect \A \A
connect \B 1'0
connect \R 1'0
connect \Y \Y
connect \N \N
2025-04-19 20:41:10 +02:00
end
cell \child \sequential1
connect \A \A
connect \B 1'0
connect \R 1'0
connect \Y \Y
connect \N \N
end
cell \sg13g2_and2_1 \sub2
2025-04-19 20:41:10 +02:00
connect \A \A
connect \B 1'0
connect \Y \Y
end
end
module \child
wire input 1 \A
wire input 2 \B
wire input 3 \R
wire output 4 \Y
wire output 5 \N
cell \sg13g2_dfrbp_1 \sequential_ff
2025-04-19 20:41:10 +02:00
connect \CLK \A
connect \D \B
connect \Q \Y
connect \Q_N \N
2025-04-19 20:41:10 +02:00
connect \RESET_B \R
end
end
EOT
logger -expect log "Chip area for top module '\\top': 112.492800" 1
2025-08-16 09:32:08 +02:00
logger -expect log "of which used for sequential elements: 94.348800" 1
logger -expect log "2 18.144 cells" 1
logger -expect log "4 112.493 cells" 1
logger -expect log "2 94.349 sg13g2_dfrbp_1" 1
2025-04-19 20:41:10 +02:00
logger -expect-no-warnings
stat -liberty ../../tests/liberty/foundry_data/sg13g2_stdcell_typ_1p20V_25C.lib.filtered.gz -top \top