mirror of https://github.com/YosysHQ/yosys.git
7 lines
89 B
Plaintext
7 lines
89 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module test (y);
|
||
|
|
output signed [2:0] y = 1'b1;
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
dump
|