yosys/tests/liberty/non-ascii.lib.verilogsim.ok

6 lines
78 B
Plaintext
Raw Normal View History

2025-04-17 00:17:06 +02:00
module buffer (A, Y);
input A;
output Y;
assign Y = A; // "A"
endmodule