mirror of https://github.com/YosysHQ/yosys.git
5 lines
66 B
Verilog
5 lines
66 B
Verilog
|
module sub;
|
||
|
|
sub _TECHMAP_REPLACE_ ();
|
||
|
|
bar f0();
|
||
|
|
endmodule
|