2018-12-01 18:28:54 +01:00
|
|
|
|
|
|
|
|
OBJS += techlibs/anlogic/synth_anlogic.o
|
|
|
|
|
OBJS += techlibs/anlogic/anlogic_eqn.o
|
2018-12-19 03:18:47 +01:00
|
|
|
OBJS += techlibs/anlogic/anlogic_determine_init.o
|
2018-12-01 18:28:54 +01:00
|
|
|
|
|
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/cells_map.v))
|
|
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/arith_map.v))
|
|
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/cells_sim.v))
|
2018-12-19 03:23:58 +01:00
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/eagle_bb.v))
|
2018-12-14 09:50:37 +01:00
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/drams.txt))
|
|
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/drams_map.v))
|
2018-12-19 03:18:47 +01:00
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/dram_init_16x4.vh))
|