mirror of https://github.com/YosysHQ/yosys.git
4 lines
34 B
Verilog
4 lines
34 B
Verilog
|
module a;
|
||
|
|
input x[2:0];
|
||
|
|
endmodule
|