yosys/tests/asicworld/code_hdl_models_parity_usin...

30 lines
709 B
Verilog
Raw Permalink Normal View History

2013-01-05 11:13:26 +01:00
//-----------------------------------------------------
// Design Name : parity_using_function
// File Name : parity_using_function.v
// Function : Parity using function
// Coder : Deepak Kumar Tala
//-----------------------------------------------------
module parity_using_function (
data_in , // 8 bit data in
parity_out // 1 bit parity out
);
output parity_out ;
2026-06-23 07:24:59 +02:00
input [7:0] data_in ;
wire parity_out ;
2013-01-05 11:13:26 +01:00
function parity;
2026-06-23 07:24:59 +02:00
input [31:0] data;
2013-01-05 11:13:26 +01:00
begin
2026-06-23 07:24:59 +02:00
parity = (data_in[0] ^ data_in[1]) ^
(data_in[2] ^ data_in[3]) ^
(data_in[4] ^ data_in[5]) ^
2013-01-05 11:13:26 +01:00
(data_in[6] ^ data_in[7]);
2026-06-23 07:24:59 +02:00
end
endfunction
2013-01-05 11:13:26 +01:00
assign parity_out = parity(data_in);
endmodule