Files

13 lines
197 B
Verilog
Raw Permalink Normal View History

2023-06-28 11:51:21 +10:00
module top;
mid mid_uut ();
endmodule
module mid ();
bot bot_uut ();
endmodule
module bot ();
initial $display("%%l: %l\n%%m: %m");
always $display("%%l: %l\n%%m: %m");
endmodule