This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-22 14:17:27 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
lofty/intel_alm-memory_libmap
yosys
/
tests
/
verilog
/
macro_arg_tromp.ys
T
Add File
New File
Upload File
Apply Patch
Copy Permalink
3 lines
63 B
Plaintext
Raw
Permalink
Normal View
History
Unescape
Escape
verilog: save and restore overwritten macro arguments
2021-07-15 10:36:50 -04:00
logger -expect-no-warnings
read_verilog -sv macro_arg_tromp.sv
Reference in New Issue
Copy Permalink