mirror of https://github.com/YosysHQ/yosys.git
9 lines
92 B
Plaintext
9 lines
92 B
Plaintext
|
read_verilog <<EOF
|
||
|
|
module top;
|
||
|
|
wire a;
|
||
|
|
wire b;
|
||
|
|
assign a = b;
|
||
|
|
endmodule
|
||
|
|
EOF
|
||
|
|
delete w:a
|